The GPM [1] is a high performance Fastbus master/ slave, driven by 68 000 (or optionally 68 020/68 881 processors). Developed for general purpose applications it will perform control, trigger and diagnostic functions in three different experiments [2] The slave port provides access to six CSR registers and to the data space buffer, via geographical and logical addressing. Class-N and T-pin broadcasts are implemented. Special functions (CSR bits) provide access to the microprocessor's address space or disable the processor's access to the slave's resources (NTA or buffer). Separate NTA pointers are used in CSR and data space.
data-spy. The Fastbus slave ports on both the crate and the cable segment. A third port on the auxiliary connector provides Fastbusindependent access via 68 000, or 68 020 chip protocols. The GPM can thus map one or several DSM's into its address space, providing the possibility to access several independently filled DSM's as one logical buffer.
In its default configuration, the DSM provides memory blocks in the Fastbus CSR and data space, which are addressable in random or block transfer mode from one or both ports. The two-port access is resolved on a cycle-bycycle basis if no synchronization via software bits is used.
Different modes can be initialized to use the DSM as FIFO-like wraparound buffer or as partitioned memory with software pointers in the DSM's directory-memory in the CSR space ( fig. 3 ). The structure of input data blocks is retained at the output port on two levels: block transfer boundaries and event boundaries are marked in invisible bits of the memory to generate corresponding SS responses during readout.
The DSM may be used as spy module which copies Fastbus data transfers from its connected cable segment into its buffer, which in this application is organized like a FIFO between the cable input and the crate segment output (fig. 4) . The spying is controlled by two bits to synchronize data frames with the demand of a spying master. Only data information is copied.
The DSM -used as data-spy The DSM uses separate internal address pointers for both ports, and for CSR and data space (total 4). The auxiliary port can access all DSM resources via the microprocessor's address mechanism.
The CSR(I) register can be used as backup and as address comparator for input and output in FIFO applications. Overwrite warnings can be generated via SS responses and transfers can be repeated by reloading the start address in the FIFO from the DSM's backup register.
The DSM uses two alternating asynchronouslyrefreshed RAM memories in parallel to be able to use the DSM as synchronous memory in pipeline mode, at higher speed. The design goal is 20 Mbyte/s with commercially available RAM memories. 
